



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/519,745	12/29/2004	Shunzou Ohshima	Q85443	9192
23373	7590	05/22/2006	EXAMINER	
SUGHRUE MION, PLLC 2100 PENNSYLVANIA AVENUE, N.W. SUITE 800 WASHINGTON, DC 20037				PATEL, DHARTI HARIDAS
		ART UNIT		PAPER NUMBER
		2836		

DATE MAILED: 05/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/519,745	OHSHIMA, SHUNZOU
	Examiner Dharti H. Patel	Art Unit 2836

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 21 February 2006.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-4 is/are pending in the application.
 - 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-4 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 29 December 2004 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 - a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 1-4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schmoock et al., Patent No. 6,624,994, in view of Andruzzi et al. Patent No. 6,377,032. With respect to claim 1, Schmoock et al. teaches a method of protecting a semiconductor device [Fig. 2, 30], comprising the steps of providing a DC power source [Fig. 2, Vin, Col. 4, lines 46-47], a load [Fig. 2, coupled to Vout, Col. 2, lines 47-48], and a semiconductor device [Fig. 2, 32, Col. 2, lines 42-45] arranged between the DC power source [Fig. 2, Vin] and the load [Fig. 2, coupled to Vout]; providing a circuit element [a line that is connected to the gate of transistor 32] connected to the semiconductor device [Fig. 2, 32]; switching the semiconductor device [Fig. 2, 32, Col. 5, lines 4-5] so that the load is changed between a driving state and a stopping state; cutting off a conduction of the semiconductor device [Fig. 2, 32] between the DC power source [Fig. 2, Vin] and the load [Fig. 2, coupled to Vout] when a voltage drop across the semiconductor device exceeds a predetermined reference voltage [Col. 5, lines 25-44].

However, Schmoock does not disclose setting a constant of the circuit element so that the reference voltage is not greater than a critical voltage,

wherein the critical voltage is a product of an on-resistance of the semiconductor device when its channel temperature is at an upper limit of the permissible temperature, and a minimum current value which causes the channel temperature to reach the upper limit of the permissible temperature by the self-heating due to Joule heat.

Andruzzi teaches an apparatus and method for current sensing in a DC-DC switched mode power supply. Andruzzi teaches that it is known in the art to use a product of the current and voltage through and across the switch to set a threshold or critical voltage, and it is known for the voltage to be selected based on current flow that would cause overheating when the circuit operates in its expected environment. Andruzzi teaches setting a constant of the circuit element so that the reference voltage is not greater than a critical voltage, wherein the critical voltage [V_{D5}] is a product of an on-resistance [R_{D5(ON)}] of the semiconductor device [Fig. 1, MUPPER, MLOWER] when its channel temperature is at an upper limit of a permissible temperature, and a minimum current value which causes the channel temperature to reach the upper limit of the permissible temperature by the self-heating due to Joule heat [Col. 3, lines 12-21, lines 23-26].

Both teachings are analogous protection circuits for protecting semiconductor devices such as transistors between a DC power source and a load. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Andruzzi, which teaches a

critical voltage of the circuit element, into the overcurrent protection circuit taught by Schmoock because such a combination would logically create a protection (overcurrent/ overvoltage) device capable of a user-adjustable threshold or critical voltage setting.

With respect to claim 3, Schmoock teaches a protection apparatus [Fig. 2, 30] for a semiconductor device, comprising the steps of providing a DC power source [Fig. 2, Vin, Col. 4, lines 46-47]; a load [Fig. 2, coupled to Vout, Col. 2, lines 47-48]; a semiconductor device [Fig. 2, 32, Col. 2, lines 42-45] arranged between the DC power source [Fig. 2, Vin] and the load [Fig. 2, coupled to Vout], and changes the load between a driving state and a stopping state [Col. 5, lines 4-5]; a circuit element [a line that is connected to the gate of transistor 32], connected to the semiconductor device [Fig. 2, 32]; a comparator [Fig. 2, 44, Col. 5, lines 11-17, lines 25-44], comparing a voltage drop across the semiconductor device [Fig. 2, 32] with a predetermined reference voltage [Fig. 2, Vref]; and a cut off section [Fig. 2, made up of Vref, comparator 44, single-shot pulse generator 46, Col. 4, lines 42-44], cutting a conduction of the semiconductor device between the DC power source and the load when the voltage drop is greater than the predetermined reference voltage.

However, Schmoock does not disclose setting a constant of the circuit element so that the reference voltage is not greater than a critical voltage, wherein the critical voltage is a product of an on-resistance of the semiconductor device when its channel temperature is at an upper limit of the permissible

temperature, and a minimum current value which causes the channel temperature to reach the upper limit of the permissible temperature by the self-heating due to Joule heat.

Andruzzi teaches an apparatus and method for current sensing in a DC-DC switched mode power supply. Andruzzi teaches that it is known in the art to use a product of the current and voltage through and across the switch to set a threshold or critical voltage, and it is known for the voltage to be selected based on current flow that would cause overheating when the circuit operates in its expected environment. Andruzzi teaches setting a constant of the circuit element so that the reference voltage is not greater than a critical voltage, wherein the critical voltage [V_{DS}] is a product of an on-resistance [R_{DSON}] of the semiconductor device [Fig. 1, MUPPER, MLOWER] when its channel temperature is at an upper limit of a permissible temperature, and a minimum current value which causes the channel temperature to reach the upper limit of the permissible temperature by the self-heating due to Joule heat [Col. 3, lines 12-21, lines 23-26].

Both teachings are analogous protection circuits for protecting semiconductor devices such as transistors between a DC power source and a load. It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Andruzzi, which teaches a critical voltage of the circuit element, into the overcurrent protection circuit taught by Schmoock because such a combination would logically create a protection

(overcurrent/ overvoltage) device capable of a user-adjustable threshold or critical voltage setting.

With respect to claims 2 and 4, it is well known practice to select the smallest on-resistance cited in device specifications that indicate changes in device operation due to either configuration variations or expected operating temperature changes because a higher value would correspond to more heating than desired and would cause damage to the apparatus.

Response to Arguments

2. Applicant's arguments with respect to claims 1 and 3 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dharti H. Patel whose telephone number is 571-272-8659. The examiner can normally be reached on 8:30am - 5pm.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on 571-272-2800, Ext. 36. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through

Art Unit: 2836

Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DHP
05/13/2006



BRIAN SIRCUS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800